No open-access location is known for this record yet.
No open-access location is known for this record yet.
Modelling and analysis of design processes is non-trivial and predicting the behaviour of such systems is especially challenging. Nonetheless, the effective planning of design projects is critical for many engineering companies. Based on the findings from a thorough literature review and an extensive industrial case study, this thesis identified four themes on which subsequent process analyses focused: modelling and representation; scale and connectivity; rework, and the product-process link. The case study also provided a deeper understanding of the practical challenges of planning in industry. In order to meet these challenges, both the Signposting modelling framework and simulation tool were enhanced to provide increased functionality for process modelling, representation and analysis. Further, novel approaches for process analysis - the use of hypothetical models and confidence profiles that link product and process information - were proposed. A software tool was developed to automatically generate such hypothetical models. Simulation analyses were performed on both hypothetical and real-world models. The results elucidated the effects of structural variations in terms of scale and connectivity on project performance. They also showed how task reordering due to rework can lead to major process delays, even when the time taken to rework failed tasks is extremely short. Further, the simulation analyses demonstrated how confidence profiles could be used to identify rework early in the process and reduce the resulting project schedule impact. The results from the simulation analyses were evaluated against historical data from the case study company and heuristics for design planning were defined. Overall, this research demonstrated how simulation analysis of both real-world and hypothetical models, using the enhanced Signposting tool, can provide useful insights into design process planning.
Loading…
Imported from OpenAlex (CC0) — nothing here is generated.